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Transport properties of SrTiO3-channel field-effect transistors with parylene organic gate insulator
have been investigated. By applying gate voltage, the sheet resistance falls below R✷∼ 10 kΩ at
low temperatures, with carrier mobility exceeding 1000 cm2/Vs. The temperature dependence of
the sheet resistance taken under constant gate voltage exhibits metallic behavior (dR/dT > 0). Our
results demonstrate an insulator to metal transition in SrTiO3 driven by electrostatic carrier density
control.
Electronic properties of transition-metal oxides, in-
cluding high-temperature superconductivity in cuprates
and colossal magnetoresistance in manganites, are cur-
rently an area of active research [1]. These exotic phases
are crucially dependent on the density of carriers in the
system; for example, superconductivity in cuprates ap-
pears only at a certain range of carrier concentration.
Electrostatic carrier doping is an attractive approach
in this research field, because unlike chemical doping
of carriers —a conventional method introducing lattice
disorder— it enables us to tune only the carrier concen-
tration of materials under investigation [2, 3]. Among
transition-metal oxides, here we focus on SrTiO3, a wide-
gap insulator (Eg =3.2 eV) with a cubic-perovskite struc-
ture. By chemical doping, SrTiO3 becomes metallic, and
by further doping becomes a superconductor. Interest-
ingly, these transitions are reported to occur at low car-
rier concentrations of 1018 cm−3 and 1019 cm−3, respec-
tively [4, 5]. Since they are within a range accessible by
electrostatic carrier doping, the two phases may be ob-
served by electrostatic carrier doping of an undoped, in-
sulating sample.
Recent attempts [6, 7] to use undoped SrTiO3 as the
active channel of a field-effect transistor (FET) have
faced a common problem: carrier injection from the
source/drain electrodes becomes increasingly difficult
with decreasing temperature. Even with a large applied
gate electric field, the channel resistance increases mono-
tonically as temperature decreases [6]. The origin may
be trap levels in the SrTiO3 channel, and/or barrier for-
mation at the interface between the metal electrodes and
the SrTiO3 channel.
In this work, we attempted to realize a low tem-
perature metallic state in SrTiO3-FET by solving this
problem. Our strategy is as follows: First, we im-
prove the quality of electrodes to improve the metal-
electrode/SrTiO3-channel interface. Next, we adopt an
organic polymer, parylene, for a gate insulator to min-
imize traps at the gate-insulator/SrTiO3-channel inter-
face. Finally, we introduce two potential probes just in-
side the channel region to perform a four-probe measure-
ment to determine the intrinsic channel properties. In
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FIG. 1: (a) Photograph of our SrTiO3-FET device taken
just after the deposition of the parylene gate insulator. (b)
An image of the pristine SrTiO3 (100) surface taken by atomic
force microscopy before device fabrication. Displayed area is
2µm×2µm. (c) Schematic structure of SrTiO3-FET. Thick-
ness of the aluminum electrodes is 20 nm and that of gate
electrode is 40 nm.
this paper, we describe successful carrier injection at low
temperatures using these strategies, and demonstrate an
electric-field-induced insulator-to-metal transition on an
undoped SrTiO3 single crystal.
The device structure is shown in Fig. 1, which was
formed on the (100) surface of undoped SrTiO3 single
crystals. (The crystals had been polished and etched by
a vendor following Ref. 8.) The 20 nm thick aluminum
electrodes were evaporated by resistive heating using a
tungsten boat under a pressure of 10−4Pa. Next, the
parylene insulator (ǫr = 3.15) was deposited by first py-
rolyzing the monomer at 700◦C, and the polymerization
on the SrTiO3 substrate held at room temperature. It
should be noted that the deposition conditions, for alu-
minum and parylene, markedly affects the device perfor-
mance at low temperatures, although many of the de-
vices show almost identical characteristics at room tem-
perature. We found that the key issue is the degree of
vacuum during the deposition of parylene. The base pres-
sure in which we deposit the parylene must be kept lower
than 3×10−4Pa to prevent the oxidization of aluminum,
although the deposition of the parylene itself does not
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FIG. 2: Current-voltage characteristics of parylene/SrTiO3-
FETs at low temperatures. (a)Typical drain current–drain
voltage (ID–VD) characteristic for a device with a parylene
gate insulator deposited in low vacuum (10−3–10−2 Pa). (b)
ID–VD curves for a device with a parylene gate insulator de-
posited at higher vacuum (10−4 Pa). (c) Same sample as (b)
where ID is plotted against the voltage difference V12 between
the two potential probes inside the channel. The parylene
thickness was 0.53µm for both of devices.
in general require such high vacuum. Finally, gold was
evaporated for a gate electrode. All the transport mea-
surements were carried out by Agilent E5287A high-
resolution source/monitor unit modules equipped on an
E5270B. Variable temperature was obtained by using a
Quantum Design physical property measurement system.
As noted above, our SrTiO3-FET with a parylene gate
insulator deposited in low vacuum has poor carrier in-
jection from the source/drain electrodes at low tempera-
ture. Figure 2(a) shows typical drain current–drain volt-
age (ID–VD) characteristics of the device prepared at
low vacuum, where ID goes below the noise level below
around 150K. Figure 2(b) shows ID–VD curves of the de-
vice prepared at higher vacuum, indicating the successful
carrier injection at low temperatures. Nonlinear ID–VD
characteristics are still observed in the small VD region.
Fig. 2(c) shows those of ID–V12, where V12 is the poten-
tial drop inside the channel measured by the two poten-
tial probes. Ohmic behavior in Fig 2(c) clearly indicate
barrier formation at the SrTiO3/Al interfaces, which pre-
vents carrier injection and opens a gap in the small VD
region in Fig 2(b). It is necessary to lower the barrier at
the Al/SrTiO3 interface for efficient carrier injection at
low temperatures.
Now we turn to the details of the low-temperature
characteristics of the SrTiO3-FET. Figure 3 shows the
sheet resistance R✷ as a function of the gate voltage VG
at 8K. Gate leakage current IG is much smaller than ID,
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FIG. 3: The drain current, ID, the gate leakage current, IG,
the sheet resistance, R✷, and the mobility, µ, are plotted
against the gate voltage, VG. The measurement was carried
out under constant drain voltage of 10 mV. The arrows indi-
cate the sweep direction of the gate voltage, and the observed
hysterisis is probably due to traps at the parylene/SrTiO3
interface. Sheet resistance was defined as R✷ = (W/D) ·
(ID/V12), where V12 is the voltage drop between two poten-
tial probes, D is the distance between the two probes, and W
is the channel width. A scale of the effective (mobile) electron
density, n✷eff , is also shown at the bottom.
as also plotted in Fig. 3, which assures the accuracy of
the measured sheet resistance. As VG is increased, the
effective sheet carrier density n✷eff =Ci(VG−VGth) is in-
creased. Here, VGth is the threshold voltage of ∼118V
determined from a linear fit of the
√
ID–VG curve, and
Ci=5.3 nF/cm
2 is the capacitance per unit area of the
parylene gate insulator. With increasing n✷eff , R✷ de-
creases drastically from more than GΩ to the order of
kΩ.
There are two points to be noted in the middle panel of
Fig. 3. First, R✷ becomes smaller than the quantum re-
sistance, h/e2∼ 25.8 kΩ. Therefore, the channel region at
higher gate voltages can be metallic. A rough estimate of
the thickness of the conducting layer in the SrTiO3-FET
is less than 10 nm [3]. Recent studies on two dimensional
electron systems such as Si-MOSFET or p-GaAs showed
that a metal-insulator transition occurs when the sheet
resistance is the order of the quantum resistance [9]. The
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FIG. 4: Sheet resistance R✷ as a function of temperature for
gate voltages VG of 120–175 V. The parylene gate insulator
thickness is 0.53µm.
second point is the presence of an “inflection point” in the
R✷–VG curve around 120V. This point seems to reflect a
qualitative change in the electronic state of the channel.
Indeed, the value of R✷ at the inflection point is almost
identical to the quantum sheet resistance, underpinning
the insulator-to-metal transition in this system.
The large threshold VGth observed in Fig. 3 may be
due to a high density of traps (∼ 1012 cm−2) located at
the SrTiO3 surface. Only when we apply sufficient gate
voltage to fill the traps, mobile electrons accumulate. To
estimate the mobility of the itinerant carriers, we con-
sider two alternative expressions: field-effect mobility,
µFE, and the effective mobility, µeff . They are defined
as follows:
µFE =
∂
q∂n✷
(
1
R✷
)
=
1
Ci
∂
∂VG
(
1
R✷
)
µeff =
1
qn✷effR✷
The difference is that µeff needs input of the effective
sheet carrier density n✷eff , whereas µFE does not. The
calculated mobilities are shown in the bottom panel of
Fig. 3. There are no significant difference between the
two mobilities. They are as high as 1000–2000cm2/Vs,
which is the highest mobility ever attained in an SrTiO3-
based FET[6, 7, 10, 11, 12]. The large mobility supports
our inference that a metallic state is induced by a large
gate electric field at the surface of SrTiO3 at low tem-
peratures. To further confirm this, the temperature de-
pendence of sheet resistance has been measured. Figure 4
showsR✷(T ) curves taken at eight different gate voltages;
the larger gate voltage corresponds to the larger carrier
density. Apparently, metallic behavior (dR✷/dT > 0) is
observed down to 8K, which is the lowest accessible tem-
perature of the present measurement.
It is interesting to note the presence of the anomaly
around 25K in Fig. 4. This anomaly becomes more
prominent with decreasing carrier density until a peak
is formed in the R✷(T ) curve. Above the character-
istic temperature of the R✷(T ) anomaly (25K–30K),
the R✷(T ) curves can be classified into two groups: in-
sulating behavior (dR✷/dT > 0) and metallic behavior
(dR✷/dT < 0). Interestingly, at the border between these
two behaviors, where the plateau in R✷(T ) curve is ob-
served (VG ∼ 160V), the sheet resistance is very close to
h/e2.
In summary, improvement of the fabrication process
of single-crystalline SrTiO3-based FET, has led to the
finding that the surface of the undoped SrTiO3 turns
into a high-mobility (>1000 cm2/Vs) conducting state
by applying a large gate electric field at low tempera-
tures. Temperature dependence of the sheet resistance
R✷ suggests the high-mobility state is indeed metallic
(dR✷/dT > 0), with R✷ below the quantum resistance for
VG> 160V. Field-induced superconductivity of undoped
SrTiO3 is our current target for further deployment of
this technique.
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